

A 10 μ A On-chip Electrochemical Impedance Spectroscopy System for Wearables/Implantables

Jingren Gu, Huanfen Yao, Keping Wang, Babak Parviz, Brian Otis

Department of Electrical Engineering
University of Washington
Seattle, WA

Abstract— This work proposes a new time-domain integration method to realize Electrochemical Impedance Spectroscopy (EIS). Unlike traditional EIS systems which use a quadrature sinusoid stimulus, we propose a low-frequency, low-amplitude sinusoid stimulus, which is realized through a sinusoid DAC without the need for analog filter. The error caused by harmonic generation can be suppressed through integration in detection. The response current is sensed by a switched capacitor integrator with control synchronized with sinusoid DAC. The integration output is sampled and digitized by an 8-bit SAR ADC. The (1 \times 1.1) mm^2 prototype is fabricated in a 130nm CMOS process. It consumes 10 μ A from a 1.2V supply.

Keywords— *Electrochemical Impedance Spectroscopy, sinusoid DAC, time-domain integration*

I. INTRODUCTION

There is an increasing demand for biofilm monitoring for wearables and implantables. Electrochemical Impedance Spectroscopy (EIS) is a popular method of quantitative and qualitative monitoring of biofilm. [1]. The electrical property of an EIS sensor interface can be modeled as a complex impedance shown in Fig.1 (a). When biofilm forms on a sensor, the complex impedance is modified [2]. A small amplitude and variable frequency sinusoid is applied between sensor electrodes. By comparing the amplitude and phase difference between the input signal and its response current, the impedance, thus biofilm formation information is acquired [3].

Traditionally, a Fast Fourier Transform (FFT) or Frequency Response Analyzer (FRA) is used to realize EIS detection [5][6]. The imaginary and real part of target conductance (impedance) can be acquired through quadrature mixing. However, both of the methods require clean quadrature sinusoid stimulus. The high frequency harmonics, after quadrature mixing with themselves, also appear at DC at the




Fig. 1 (a) Simplified equivalent circuit for EIS; (b) EIS sensor.




Fig. 2 Block diagram of the proposed EIS system.

output, resulting in error without any attenuation. Note that EIS requires a low frequency (0.1Hz~10 kHz) and low amplitude (<30mV) stimulus. As a result, power and area-hungry filters need to be designed after sinusoid generator. Therefore, most existing works used external equipment [7] or off-chip components [5] to ensure clean stimulus. We propose a time-domain integration method, which increases the immunity of the system to harmonics. As an example experiment, a miniature EIS sensor for biofilm detection on contact lens has been fabricated and tested, shown in Fig. 1 (b) [4]. This paper demonstrates a complete, fully-integrated on-chip EIS system commensurate with the business.

II. PROPOSED DETECTION METHOD

To explain the function of integration on harmonic suppression, we first assume the stimulus applied to the impedance includes harmonics and therefore the response current also includes harmonics and can be formulated as:

$$I_{in} = A\sin(\omega t) + B\sin(2\omega t) + C\sin(3\omega t) + \dots \quad (1)$$

If we integrate the current over a capacitor C_{int} , the output can be expressed as:

$$V_{out} = \int \frac{I_{in} dt}{C_{in}} \quad (2)$$

$$= -\frac{1}{\omega C_{in}} [A\cos(\omega t) + \frac{B}{2}\sin(2\omega t) + \frac{C}{3}\sin(3\omega t) + \dots]$$

From (2), the high frequency harmonic components are degraded with a ratio of 1/N (N is the frequency ratio of the high frequency component to the fundamental tone). The integrator has effectively suppressed the error caused by harmonics in stimulus. Based on this method, a time-domain integration EIS system is designed in Fig. 2. The stimulus is




Fig. 3 Time domain signal showing system timing.

generated by a sinusoid DAC and the current response is integrated through a switched capacitor Integrator. The system is controlled through synchronized digital controls on chip. A ring oscillator VCO provides a fully-integrated clock for the system.

To explain the impedance characterization function of the proposed system, the time domain waveforms of key blocks are shown in Fig. 3. Assume the phase shift introduced by impedance is ϕ , then the response sinusoid current can be expressed as:

$$I_{in} = I_A \sin(2\pi ft + \phi) \quad (3)$$

Where the amplitude is I_A . After integration on capacitor C_{int} in TIA, the output of the TIA at B is:

$$V_{int} = \frac{I_A}{2\pi f C_{int}} [\cos(2\pi ft + \phi) - \cos(\phi)] \quad (4)$$

If this voltage is sampled at $T/2$ and $3T/4$, we arrive at:

$$V_{T/2} = -\frac{I_A}{2\pi f C_{int}} * 2\cos(\phi) \quad (5)$$

$$V_{T/4} = \frac{I_A}{2\pi f C_{int}} * [\sin(\phi) - \cos(\phi)] \quad (6)$$

Equation (5) (6) show that the two samples only include two variables: phase ϕ and amplitude I_A of the target conductance (impedance). The phase and amplitude information can be extracted with mathematical calculation shown as below:

$$I_A = \frac{1}{2} * \sqrt{\left(\frac{V_T}{2}\right)^2 + \left(\frac{V_T}{2} - 2 * \frac{V_{3T}}{4}\right)^2} \quad (7)$$

$$\phi = \arctan\left(\frac{V_T - 2 * \frac{V_{3T}}{4}}{\frac{2V_T}{2}}\right) \quad (8)$$

I. CIRCUIT IMPLEMENTATION

A. Sinusoid DAC

A sinusoid DAC is designed with segmented resistor references shown in Fig. 4 (a). The amplitude is defined by the first resistor string and the 17 voltage references are defined by the second resistor string. The 17 voltage references are chosen




Fig. 4 The proposed sinusoid DAC: a) basic structure; b) digital control and reference selection.

by sampling the ideal sinusoid with a 32 over-sampling rate, as shown in Fig. 4(b). This work removes the low pass filter after the sinusoid DAC, resulting in high frequency harmonics at the output. As discussed in section II, the proposed time-domain integration detection method can attenuate the error caused by those harmonics. To ensure the reasonable system error, the ratio of clock frequency of the DAC over the generated frequency is carefully chosen. By comparing the TIA output with ideal sinusoid and sinusoid DAC, a ratio of 32 is chosen. This allows an amplitude and phase detection error below 5% in simulation.

B. Sinusoid Detection

The integrator-based trans-impedance amplifier (TIA) is shown in Fig. 5. In order to keep the response current proportional to the target transconductance (impedance), the common-gate transistor M0 with gain boosting is added to ensure low input impedance at the input node. The input impedance can be expressed as in (9). In this design, I_0 is copied from the current mirror on chip to bias M0. Through feedback, the input node voltage is also set to V_{com} , which is the same as the sinusoid generator DC output. The drain voltage of M0 is set by the bias voltage of integrator V_{com2} . To ensure that M0 works in saturation, we make $V_{com2} - V_{com} = 200\text{mV}$. Active current mirror loaded differential to single-end one stage opamp is used in the design. Note that opamp A and M0 contribute little noise to the input referred current noise. The main contribution of noise is current source I_0 , since the noise is added at output directly and the current gain is unity.

$$Z_{in} = \frac{1}{A * g_{m_{m0}}} \quad (9)$$




Fig. 5 The proposed EIS detection circuit.

In this design, the gm of key MOSFETs has been increased to push the noise frequency corner to low frequency. Large device areas were chosen to decrease 1/f noise. Note that integration capacitor in this work is fixed, but can be extended into a capacitor array in the future to expand dynamic range. The proposed TIA is followed by a sample and hold. The sampled results are converted into a digital value through a low power 8 bit SAR ADC.

C. Synchronized Digital Control

According to the timing requirements shown in Fig. 3, the DAC, integration control, sample and hold, and ADC are all synchronized through digital control on chip. To decrease system power, the sample and holds are conducted every 8 integration cycles. The ADC clock is therefore slowed down to provide 2 samples every 4 integration cycles. Moreover, considering that the speed of the system is slow, data can be collected and averaged to reduce error.

II. MEASUREMENT RESULTS

The proposed system was fabricated in a 130nm CMOS process. The die photo is shown in Fig. 6. The whole system consumes 10uA under a 1.2V supply. The synchronized digital control signal for the system and the output data are tested through an oscilloscope and the result is shown in Fig. 7. Note that DATA_EN is the signal used to flag the start of series data.

The sinusoid generated on chip can sweep from 900Hz to 2.8 kHz. The performance of the sinusoid DAC is shown in Fig. 8 and Fig. 9. As related in Section III, the filter has been omitted in this system, resulting in replicas, about -30dB lower than the fundamental tone in the output. The error caused by these replicas can be eliminated by time-domain integration.

In order to validate the function of the proposed time-domain detection method, an ideal sinusoid is fed in through a




Fig. 6: Die photo of the EIS chip

signal generator and synchronized by the on-chip integration control signal. System function is tested by comparing an ideal input with a recovered phase and amplitude from the test result. Fig. 10 shows the two test results: by a) fixing phase and sweeping the input sinusoid amplitude; b) fixing amplitude and sweeping the input sinusoid phase. The test error of the amplitude and phase are all below 3%.

System function with both the sinusoid generator and the sinusoid detector is tested with a sensor model. The test data,




Fig.7 Measured clock and timing signal.




Fig. 8: Sinusoid DAC output cross amplitude setting.




Fig.9: FFT of generated 1KHz sinusoid.




Fig. 10: Proposed detection function test with ideal sinusoid current with a) Fixed phase and sweep amplitude; b) Fixed amplitude and sweep phase.

shown in Fig. 11, is collected with $R=100\ \Omega$, $C_d=20\text{pF}$ and $R_d=4\ \text{M}\Omega$ in Fig. 1(a). The amplitude error is below 5% and the phase error is below 8%. The results demonstrate the error caused by sinusoid generator nonlinearities have been mitigated through the proposed method. Table I provides an analysis of the presented design: compared to existing impedance spectroscopy systems, this work achieves the lowest power and lowest area with a reasonable error.

III. CONCLUSION

A time-domain integration EIS system is presented. Compared with traditional structure, the proposed system does not require clean quadrature sinusoid stimulus and therefore do not need power and area hungry analog filters. As a result, a low-power low-complexity EIS system is realized with a reasonable error. The impedance spectroscopy microsystem was implemented in a CMOS 130nm technology. The whole system consumes $10\mu\text{A}$ from a 1.2 V supply.

References

[1] J. S. Daniels and N. Pourmand, "Label-Free Impedance Biosensors: Opportunities and Challenges.," *Electroanalysis*, vol. 19, no. 12, pp. 1239–1257, May 2007.

[2] T. Kim, J. Kang, J. H. Lee, and J. Yoon, "Influence of attached bacteria and biofilm on double-layer capacitance during biofilm monitoring by electrochemical impedance spectroscopy," *Water Research*, vol. 45, pp. 4615–22, Oct 1 2011.

[3] A. J. Bard and L. R. Faulkner, *Electrochemical methods : fundamentals and applications*, 2nd ed. New York: Wiley, 2001.




Fig. 11: System test data with on-board circuit model of sensor: (a) target conductance (impedance) amplitude change according to frequency sweep; (b) target conductance phase change according to frequency sweep.

TABLE I. PERFORMANCE COMPARISON OF IMPEDANCE SENSING INTERFACE

System	This work	ISSCC 10 [5]	JSSCC 09 [7]	TBCAS 12 [6]
Technology	0.13 μm	0.35 μm	0.5 μm	0.13 μm
Power/Channel	12 μW	0.85mW	0.3mW	42 μW
Area	0.6mm ²	4mm ²	2.25mm ²	1.68mm ²
Supply	1.2V	3.3V	3V	1.2V
Resolution	8b	16b	8b	9.3b
Stimulus Generator	Yes	No	No	Yes
Off-chip Auxiliary	No	Yes	Yes	Yes
Error	8%	N.A.	0.3%	8%

[4] Huanfen Yao, "Biosensors Embedded in Contact Lenses for Human Health". PhD Dissertation, University of Washington 2013.

[5] A. Manickam, A. Chevalier, M. McDermott, A. D. Ellington, and A. Hassibi, "A CMOS electrochemical impedance spectroscopy biosensor array for label-free biomolecular detection," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2010, pp. 130–131.

[6] H. Jafari, L. Soleymani, and R. Genov, "16-Channel CMOS Impedance Spectroscopy DNA Analyzer With Dual-Slope Multiplying ADCs," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 6, no. 5, pp. 468–478, Oct. 2012.

[7] C. Yang, S. R. Jadhav, R. M. Worden, and A. J. Mason, "Compact Low-Power Impedance-to-Digital Converter for Sensor Array Microsystems," *Solid-State Circuits, IEEE Journal of*, vol. 44, no. 10, pp. 2844–2855, 2009