A -173 dBC/Hz @ 1 MHz offset Colpitts Oscillator using AlN Contour-Mode MEMS Resonator

Jabeom Koo*, Augusto Tazzoli†, Jeronimo Segovai-Fernandez‡, Gianluca Piazza‡, and Brian Otis*

*Department of Electrical Engineering, University of Washington, Seattle, WA 98195-2500
†Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213-3890

Abstract - A differential Colpitts oscillator using AlN MEMS CMR designed in 0.13 μm CMOS is presented in this work. The oscillator operates at 1.16 GHz, with a total power consumption of 4.2 mW at 1 V supply. It achieves a phase noise of -143.6 dBC/Hz, -173.3 dBC/Hz at 100 kHz and 1 MHz offset frequency respectively with a figure of merit (FOM) of 228.3 dB. Current-based temperature compensation was employed to reduce oscillator drift across temperature.

I. INTRODUCTION

Low power and low noise RF frequency generators are essential for applications such as high performance ADCs, high speed serial data links, and low power radios [1]. Micromachined Aluminum Nitride (AlN) Contour-Mode Resonators (CMRs) show an enormous opportunity in high performance RF frequency generation. These resonators have a Q-factor over 100 times that of on-chip inductors. Their integration on wafer or package can effectively replace large off-chip crystals and SAWs.

Due to their small form factor, high frequency of operation, and capability to be co-integrated with CMOS circuits, MEMS resonators are a candidate for the implementation of compact and multi-frequency banks of high-quality-factor mechanical elements that can be used for the synthesis of next-generation reconfigurable local oscillators for radio frequency (RF) transceivers [2-3]. In this work, we focus on AlN Contour-Mode Resonators (CMRs). The high transduction efficiency of the piezoelectric film translates to low values of achievable motional resistance (tens of ohms).

Modern telecommunication systems require oscillators that are stable over a wide range of parameters, including vibration and temperature [4]. In high precision commercial oscillators, either temperature compensated crystals (TCXO) [5] or oven stabilized devices (OCXO) [6] are used. Other work demonstrates an embedded ovenization technique to decrease temperature dependence of the resonance frequency down to less than a few ppm (< 2ppm) [12]. However, most of the existing ovenization techniques are aimed for compensating the temperature dependence of the resonator only. To achieve less than 1 ppm frequency variation, any contributions from CMOS and passive devices in the circuit should be taken into account as well.

Fig. 1 1GHz Resonator: (a) AlN contour mode resonator with aluminium top metal electrodes and (b) SEM pictures of it.

There are two key contributions of this work. First, we demonstrate an extremely low oscillator phase noise floor resulting from a co-design of the MEMS resonator with a CMOS oscillator. Secondly, we introduce a bias technique to reduce the oscillator temperature coefficient when using an ovenized resonator. The resonator and sustaining oscillator are presented in section II. Section III explains in more detail how the current source compensates the frequency drift caused by the components in the oscillator. The test result follows in section IV.

II. DIFFERENTIAL COLPITTS OSCILLATOR & AlN MEMS CMR

The resonator in this work is formed by a 4 μm thick piezoelectric plate. It is covered by the IDT electrodes layer, which is made of 100nm Al thin film deposited straight on the silicon substrate. The dimensions of the resonator plate are 52x122 μm². For the fabrication, high resistivity Si wafer is
Fig. 2 shows the magnitude of impedance of the resonator when loaded with oscillator capacitance.

Fig. 3 (a) Differential Colpitts Oscillator and (b) its small signal model employed. Fig. 1(a) depicts the electrode of the resonator and its properties. An SEM of the entire structure is shown in Fig. 1(b).

Fig. 2 shows the magnitude of impedance of the resonator when loaded with the oscillator capacitance. In this figure \( k_t^2 \) is proportional to the difference between the parallel \( f_p \) and series \( f_s \) resonance frequency and has a value of 0.99%. The quality factor \( Q \) of the unloaded parallel resonance is around 3,700.

In an unloaded condition, when \( R_p \) is 48 kΩ, in parallel resonance mode, the Colpitts oscillator senses the voltage from the tank of the resonator. Due to the series and parallel parasitic capacitance, the frequency difference between \( f_s \) and \( f_p \) is decreased from 5 MHz to 1 MHz in the case of loaded condition. The effects to the phase noise performance due to the decrease in \( k_t^2 \) will be explained further in section IV.

To utilize this AlN CMR, the differential Colpitts oscillator was designed as shown in Fig. 3. The equivalent small signal model allows calculation of the conditions for oscillation, leading to the equation (1). To sustain oscillation, \( C_3 \) is chosen to have a large value and hence the capacitance ratio between \( C_L \) and \( C_3 \) becomes smaller than \( g_m R_B \).

In order to decrease the phase noise of the oscillator, the noise contribution of each active device needs to be carefully analyzed. The differential oscillator is converted to a single ended, as shown in Fig. 4, thus leading to equation (2) [8].

Based on this equation, the transconductance of M2 needs to be increased to minimize the noise.

III. CURRENT SOURCE FOR TEMPERATURE COMPENSATION

The dominant source of the resonance frequency drift over temperature variation is the resonator (-22ppm/C). In the field of crystal oscillators, temperature compensated crystal oscillators (TCXO) [5] and oven stabilized devices (OCXO) [6] are often employed. In contrast, this work is targeted at a microscale heater contained in the resonator itself. This heater reduces the temperature drift from the resonator to 2ppm [12]. However, to achieve less than one ppm frequency variation, the CMOS circuit related contribution must be considered as well since the heater does not stabilize the temperature of the oscillator. Fig. 6 shows the frequency variation, when the temperature coefficient of current source is zero and ideal resonator (no temperature dependent) are used, which reveals the inherent frequency drift due to temperature resulting from the CMOS circuitry.

To reduce the drift due to CMOS, we must design a current source that compensates for the temperature drift of the oscillator. The addition-based current source is a good candidate to stabilize oscillator frequency variation due to the CMOS temperature coefficient [10]. Though its aim is for compensating bias current variation caused by process variation, we can modify the structure to allow temperature compensation. The proposed technique allows us to tune the temperature coefficient of the current reference to cancel residual frequency drift.
Fig. 5 (a) Proposed current source and the current variation of M1 (b), M2 (c) under the temperature change (Simulation).

The two poly bias resistors (R1 and R2) are identical in value and layout. The resistance variation dominates the temperature coefficient of the current reference. The resistors have a positive temperature coefficient, leading to a decrease in current in M2 as temperature increases. Conversely, the current through M1 increases, allowing cancellation and tuning of the current temperature coefficient. Fig. 5(b) and (c) shows these behaviors. The simulated frequency drift of the oscillator, assuming the resonator temperature is completely stabilized and current source has zero temperature coefficient is 40 kHz (simulated). With this proposed current source having total bias current with a positive temperature coefficient, the oscillation frequency variation is decreased to less than 4 kHz (simulated). To verify this effectiveness, the test bench is set up as shown in Fig. 7(a). As the temperature is swept from 0°C to 80°C, the total frequency change is -1777 ppm which is equal to -22ppm/°C when the temperature compensating function is off. But, when the modified current source is on, the total frequency variation is decreased by 25 kHz over the whole temperature range, which means the frequency variation caused by oscillator decreases. Of course, the temperature variation due to the resonator remains. However, as mentioned above, using an ovenized resonator should allow us to get expected temperature coefficients around 1 ppm. Fig. 7(b) shows the test result of a current variation with and without this current source, demonstrating the ability to tune the current temperature coefficient.

IV. TEST RESULT

To test the phase noise of this high Q (low noise) oscillator, the noise floor inherent in the test equipment should be considered. Fig. 8 is the measured phase noise result. The dots in the plot represent the noise floor of the test equipment (Agilent Technology E5052B). At around 1 MHz offset frequency, there is a dip in the phase noise response. This feature is consistent with the difference in $f_c$ and $f_p$ (roughly 1 MHz). We believe this dip in phase noise is due to a reduction in tank impedance at $f_c$. Fig. 2(b) shows that the
The impedance of the resonator is at a local minimum at $f_0$. Table 1 shows the performance comparison with the previous works based on the phase noise at 1 MHz offset frequency and power consumption. The FOM is described in equation below. $L(\Delta f)$ represents the absolute value of the phase noise, and $f_{\text{ref}}$ are center frequency and offset frequency respectively.

$$\text{FOM} = L(\Delta f) + 20 \log \left( \frac{f_0}{\Delta f} \right) - 10 \log P(\text{mW})$$

Fig. 9 shows the die photo of the realization. The AlN MEMS CMR on the left side is wirebonded directly to the differential Colpitts oscillator.

### Table 1 Performance comparison with the previous work.

<table>
<thead>
<tr>
<th>$f_0$ (GHz)</th>
<th>Power (mW)</th>
<th>Tech.</th>
<th>$\text{Phase noise} \uparrow 10\text{kHz}$ (dBc/Hz)</th>
<th>$\text{Phase noise} \uparrow 100\text{kHz}$ (dBc/Hz)</th>
<th>$\text{Phase noise} \uparrow 1\text{MHz}$ (dBc/Hz)</th>
<th>FOM</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.16</td>
<td>4.2</td>
<td>CMOS, MEMS</td>
<td>-113.5</td>
<td>-143.6</td>
<td>-173.3</td>
<td>228.3</td>
</tr>
<tr>
<td>1.55</td>
<td>11.3</td>
<td>CMOS, FBAR</td>
<td>-</td>
<td>-</td>
<td>-144.3</td>
<td>197</td>
</tr>
<tr>
<td>0.585</td>
<td>10</td>
<td>GaAs p-HEMT</td>
<td>-120</td>
<td>-145</td>
<td>-155</td>
<td>200.3</td>
</tr>
<tr>
<td>2</td>
<td>0.025</td>
<td>CMOS, FBAR</td>
<td>-</td>
<td>-121</td>
<td>-140</td>
<td>222</td>
</tr>
<tr>
<td>0.6</td>
<td>5.6</td>
<td>CMOS, FBAR</td>
<td>-126</td>
<td>-140</td>
<td>-150</td>
<td>198</td>
</tr>
<tr>
<td>1.5</td>
<td>1</td>
<td>CMOS, FBAR</td>
<td>-112</td>
<td>-133</td>
<td>-147</td>
<td>210</td>
</tr>
</tbody>
</table>

Fig. 8 Phase noise measurement with 1000 correlations.

Legend: CMOS: 0.13um, MEMS: 0.35um, FBAR: 0.13um, AlN: 0.18um

Using 130nm CMOS technology. The next step will be employing an ovenized resonator in order to decrease the temperature stability of the overall circuit in the entire temperature range to sub-ppm levels.

**REFERENCE**


