A 20 mV Input Boost Converter With Efficient Digital Control for Thermoelectric Energy Harvesting

Eric J. Carlson, Kai Strunz, and Brian P. Otis, Member, IEEE

Abstract—This paper presents a low power boost converter for thermoelectric energy harvesting that demonstrates an efficiency that is 15% higher than the state-of-the-art for voltage conversion ratios above 20. This is achieved by utilizing a technique allowing synchronous rectification in the discontinuous conduction mode. A low-power method for input voltage monitoring is presented. The low input voltage requirements allow operation from a thermoelectric generator powered by body heat. The converter, fabricated in a 0.13 μm CMOS process, operates from input voltages ranging from 20 mV to 250 mV while supplying a regulated 1 V output. The converter consumes 1.6 (1.1) μW of quiescent power, delivers up to 25 (175) μW of output power, and is 46 (75)% efficient for a 20 mV and 100 mV input, respectively.

Index Terms—Boost converter, discontinuous conduction mode, energy harvesting, low power, low voltage, power scavenging, pulse-frequency modulation, synchronous DC-DC converter.

I. INTRODUCTION

For wireless systems such as implantable medical sensors and animal tracking devices, battery replacement may be difficult or impossible. Emerging battery-free power sources (small thermoelectric generators, individual solar cells, microbrial fuel cells) provide significantly less than the voltage required (around 1 V) for most state-of-the-art integrated circuits. For example, thermoelectric energy harvested from machines, aircraft, and even body heat can be used as a virtually indefinite power supply for such circuits. However, there are many challenges associated with converting thermal energy from body heat to electrical energy [1], [2]. A thermoelectric generator (TEG) generates a voltage that is proportional to the difference of the temperatures applied to each side. One side is placed either on the warm skin or under the skin, while the other side is exposed to the cooler ambient air. Although the body temperature of the subject is well regulated, the ambient temperature, airflow, and thermal insulation due to clothing varies widely. Therefore, a DC-DC converter that can accommodate a widely-varying and low voltage source and boost it to a regulated supply is needed to operate low-power circuitry. Because our target load circuitry consumes 10 μW of average power or less, the converter must have very low quiescent power consumption in order to efficiently drive the low-power load. This paper presents a switched-mode boost converter that can step up voltages between 20 mV and 250 mV to efficiently provide a controllable voltage of approximately 1 V to a 10 μW load. Section II explains the control method used to achieve synchronous rectification in discontinuous conduction mode (DCM) that facilitates efficient low-voltage low-power operation. Section III provides an overall block diagram of the boost converter circuit with descriptions of each block. Section IV explains how design parameters were optimized to maximize efficiency. Section V presents measured results and compares to the state-of-the-art.

II. SYNCHRONOUS RECTIFICATION THROUGH PEAK CURRENT-MODULATION

A diagram of an ideal boost converter is shown in Fig. 1(a). Boost converters typically operate in one of two modes: continuous conduction or discontinuous conduction [3]. The main difference is that, in the continuous conduction mode (CCM), the inductor current can flow negative if the load is small enough. In contrast, in the discontinuous conduction mode (DCM), the inductor current is prevented from flowing negative. The DCM is more efficient when the average input current is less than half the ripple current because the CCM will discharge the output capacitor during the part of the switching cycle when the inductor current flows negative, increasing switching losses [4]. By utilizing pulse-frequency modulation (PFM), the efficiency can be further improved at low power levels because the switching losses scale with the output power. As illustrated in Fig. 2, when operating in the DCM, the high-side switch turns off before the current flows negative, thereby maximizing the net charge placed on the output capacitor per switching cycle. Using a diode for the high-side switch, as shown in Fig. 1(b), would be inefficient due to the high forward voltage drop. A pFET can be used as the high-side switch to avoid this voltage drop, as in Fig. 1(c). The challenge therefore is in synchronizing the high-side switch with the moment that the current falls to zero \( (T_{fall}) \).

A. Synchronous Rectification Methodologies

For maximum efficiency, the pFET should turn off just as the inductor current falls to zero. A feedback mechanism is needed to drive the current zero-crossing as close as possible to the pFET turn-off instant \( (T_P) \). One technique is to use a reactive gate control method that uses a comparator to detect when the pFET becomes reverse biased and subsequently trigger a pulse to disable the switch [5]. This method is problematic because it requires a very fast (on the order of 1/4 the pFET on-time of 40 ns) comparator evaluation and gate driver for the pFET. Significant latency in the detection process will allow the inductor...
current to flow negative, dramatically reducing the converter efficiency. An offset can be introduced into the comparator to counteract the latency, as described in [6], but this method is subject to variations in the slope of the falling current waveform $i_{\text{fall}}$. An alternative is to use an adaptive circuit that senses when the pFET turns off, compares that to when the pFET becomes reverse biased, and adjusts the time duration that the pFET is on for the next cycle accordingly [7]. Though this solution solves the latency problem, it still requires a comparator to sense the polarity of the current. Since the target quiescent power dissipation is around 1 $\mu$W, static comparator bias current is undesirable.

### B. Proposed Method

Our proposed synchronization method, illustrated in Fig. 3, requires no analog circuitry and is thus nearly free of static current dissipation. If the pFET is turned off early (before the inductor current falls to zero), the pFET will continue to conduct, but with a much higher voltage drop. The result is that the $V_D$ node stays high, even after the pFET is switched off. The voltage will stay high until the inductor current finally falls to zero. On the other hand, if the pFET is turned off late, the $V_D$ voltage will fall to zero very quickly after the pFET is finally switched off. Since only the logic level of $V_D$ needs to be detected, a static CMOS flip-flop can be used for the operation. Therefore, by sampling the high/low state of the drain voltage shortly after the pFET is switched off, one can determine whether the pFET was turned off before or after the current falls to zero.

The logic threshold of the flip-flop is skewed high (more than 50% of the output voltage) in order to quickly detect when $v_D$ transitions low and also to prevent a false reading from ringing on the $V_D$ node. The duration of the delay is set as short as possible while ensuring that across process/voltage/temperature (PVT) the delay is always longer than the time it takes the $V_D$ node to transition low (assuming zero inductor current at the time that the pFET is switched off). If the delay is too fast, the flip-flop will always sample the $V_D$ node to be high. The width of the $v_D$ overshoot pulse $T_{\text{osc}}$ is proportional to the delay time. It is desirable to minimize the width of this overshoot pulse because during that time the pFET is conducting with a much higher resistance.

To synchronize the pFET turn-off with the inductor current zero-crossing, we have chosen to adjust the peak current $\dot{I}$ instead of the pFET switch timing $T_P$. Increasing $\dot{I}$, for example, increases the time that it takes the current to fall to zero ($T_{\text{fall}}$). This choice is appropriate since the nFET on-time is much longer than the pFET on-time, and thus easier to control. The peak current is adjusted by changing the duration that the nFET switch is on ($T_{\text{rise}}$). The current rise-time ($T_{\text{rise}}$) is set by the frequency of the on-chip oscillator that drives the nFET gate. The frequency control circuit in Fig. 4 adjusts the oscillator frequency to make $T_{\text{fall}}$ equal to $T_P$. The flip-flop samples the binary state of the $V_D$ voltage shortly after the rising edge of the pFET gate voltage. The sampled state informs the counter to either count up (decrease the oscillator period) or count down (increase the oscillator period). Thus, the counter acts as an integrator in the feedback loop. If the sampled state is high, then the counter increments and $T_{\text{rise}}$, $\dot{I}$, and $T_{\text{fall}}$ all decrease for the next switching cycle. If the $V_D$ state is low, then the counter decrements, causing $T_{\text{rise}}$, $\dot{I}$, and $T_{\text{fall}}$ to increase for the next cycle. The result is that, in steady state, the current will...
toggle above and below the target current value (Fig. 3). The voltage supervisor, which is not part of the gate synchronization circuit, sets the desired converter output voltage.

### C. Input Voltage Estimation

Knowing the input voltage is important when operating a DC-DC converter powered from harvested energy because the available power at the input is often severely limited by the internal resistance of the power source. A TEG, which has an approximately constant internal resistance [8], will deliver maximum output power when the load is impedance matched. If the boost converter pulls its input voltage below half the open circuit voltage and the converter continues to output constant power, then the TEG output power will continuously decrease and the voltage will drop, discharging the input filter capacitor, until it becomes too low for the converter to function. By monitoring the input voltage, the controller can deny power to the load and thereby reduce the power drawn from the TEG when the input voltage becomes too low.

The transfer function of an ideal boost converter is

\[
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{T_{\text{rise}}}{T_{\text{fall}}} + 1. \tag{1}
\]

If the control circuit knows the ratio between \(T_{\text{rise}}\) and \(T_{\text{fall}}\), and the output voltage is controlled to a known value, then the input voltage can be estimated without the need for additional voltage monitoring circuitry such as an ADC. Our timing synchronization technique is suitable for input voltage estimation because \(T_{\text{rise}}\) and \(T_{\text{fall}}\) are both driven by the same digital clock, and therefore the ratio can be easily determined as shown in the next section.

---

**Fig. 4.** Boost converter block diagram.

**Fig. 5.** Theoretical circuit waveforms.

---

**III. CIRCUIT BLOCK DESCRIPTIONS**

The circuit block diagram is shown in Fig. 4. Fig. 5 provides the power FET switching signals \((q_N, q_P)\) and drain currents \((i_{\text{rise}}, i_{\text{fall}})\), along with the drain node voltage \((v_D)\) and the output voltage \((v_{\text{out}})\). The main circuit components are the power FETs, voltage supervisor, voltage divider, oscillator, frequency control, one-shot, \(V_{DD}\) filter, and zero compare blocks.
Fig. 6. Digitally controlled oscillator and one-shot block diagram.

Also, the circuit requires three off-chip passive components: an inductor and two filter capacitors.

**A. Power FETs**

The power FETs are dual-gate MOSFETs that can withstand drain-source voltages up to 2.6 V. The high voltage tolerance comes at the expense of higher channel resistance, but is needed because the drain voltage can exceed $V_{out} + V_{th}$ (which could total $> 1.5$ V). To avoid latch-up, the pFET and nFET were laid out with 30 $\mu$m spacing and surrounded by 10 $\mu$m guard rings.

**B. Voltage Supervisor and Voltage Divider**

The voltage supervisor and the bias circuitry are the only blocks that consume static power. This supervisor monitors the output voltage and activates an on-chip clock when the output voltage is below $2V_{ref}$. All circuits are idle until the voltage supervisor output transitions high. The voltage supervisor delay specifications are not stringent, though it is preferable to be faster than half the oscillator period (40 ns) and is approximately equal to $T_{fall}$ due to the synchronization feedback. From (1), it can be seen that in order to support an input voltage of 20 mV with an output voltage of 1 V, $T_{rise}$ will be approximately 50 times greater than $T_{fall}$ (in reality it will be about 60 due to voltage drop from parasitic resistances). For a 200 mV input, $T_{rise}$ will be 4.5 times greater than $T_{fall}$. Therefore, the oscillator must have a controllable output pulse-width ranging between 4 and 60 times greater than $T_P$.

The oscillator and the one-shot circuit are shown in detail in Fig. 6. A gated ring oscillator generates the 50 MHz clock that drives the control logic. The clock is enabled when the signal from the comparator transitions high. A latch prevents circuit interruption partway through a switching cycle. An external bias (supplied by $I_{ref}$ in Fig. 4) allows external manipulation of the frequency for experimentation. Though we expect the frequency to have a significant temperature coefficient, the boost converter maintains functionality for frequency variations up to 25%. Because the oscillator and the one-shot circuits are driven by the same clock, this topology ensures that the time that the nFET is on is always a well defined multiple of the time that the pFET is on.

The oscillator circuit contains two sub-blocks. The shift register ring oscillator block creates a 50% duty cycle square-wave with a period adjustable by 40 ns steps. This signal then enters an N-stage frequency divider to allow a wide frequency control range. The result is a 50% duty cycle square wave that can have

C. Oscillator and One-Shot

The oscillator and one-shot circuits set the on-time of the switching nFET ($T_{rise}$) and pFET ($T_P$), respectively. $T_{rise}$ is equal to the duration that the oscillator is high for each cycle. $T_P$ is equal to the clock period (40 ns) and is approximately equal to $T_{fall}$ due to the synchronization feedback. From (1), it can be seen that in order to support an input voltage of 20 mV with an output voltage of 1 V, $T_{rise}$ will be approximately 50 times greater than $T_{fall}$ (in reality it will be about 60 due to voltage drop from parasitic resistances). For a 200 mV input, $T_{rise}$ will be 4.5 times greater than $T_{fall}$. Therefore, the oscillator must have a controllable output pulse-width ranging between 4 and 60 times greater than $T_P$.

The oscillator circuit and the one-shot circuit are shown in detail in Fig. 6. A gated ring oscillator generates the 50 MHz clock that drives the control logic. The clock is enabled when the signal from the comparator transitions high. A latch prevents circuit interruption partway through a switching cycle. An external bias (supplied by $I_{ref}$ in Fig. 4) allows external manipulation of the frequency for experimentation. Though we expect the frequency to have a significant temperature coefficient, the boost converter maintains functionality for frequency variations up to 25%. Because the oscillator and the one-shot circuits are driven by the same clock, this topology ensures that the time that the nFET is on ($T_{rise}$) is always a well defined multiple of the time that the pFET is on ($T_P$).

The oscillator circuit contains two sub-blocks. The shift register ring oscillator block creates a 50% duty cycle square-wave with a period adjustable by 40 ns steps. This signal then enters an N-stage frequency divider to allow a wide frequency control range. The result is a 50% duty cycle square wave that can have
to be adjustable between 160 ns and 2240 ns while 
W load).

and

inaccuracy 
node.

is directly proportional to

below 20 mV , a switch (M

D. Zero Compare

the clock frequency. Therefore, the peak inductor current can be controlled by adjusting 
when the synchronization feedback is working properly. There-

plexity and integrator (counter) response time. Since 

control word. The relationship between the input 
control word and the output period is shown in Fig. 7.

Reducing the quantization error of the controllable period by 
adding more control bits comes at the expense of circuit com-

only requiring 4 control bits. The relationship between the input 
changes in input voltage. A 20% worst-case 

reduction in efficiency. A 4-bit control word means that the 

step size would result in slower response times to sudden 

The one-shot output feeds into the pFET gate driver. The one-

setting the necessary currents for the 
clock circuit and the voltage supervisor. This block consumes 

An external voltage reference sets the regulated output voltage. 

A bandgap reference and regulator combination similar to the 
one in [9] can be used to generate on-chip references, which will 

consume approximately 250 nA of additional current, thereby 

reducing the overall efficiency by roughly 2% for a 10 

load.

The one-shot circuit transitions low immediately after the nFET turns 
off (when the oscillator goes low) and stays low for one clock 
cycle (40 ns) before transitioning back high. Therefore, the du-

ration that the pFET is on 

is equal to the clock period. The peak inductor current 

is directly proportional to 

when the synchronization feedback is working properly. There-

fore, the peak inductor current can be controlled by adjusting 
the clock frequency.

D. Zero Compare

To prevent the boost converter from pulling the TEG voltage 
below 20 mV, a switch (M

in Fig. 4) is used in the load cur-

current return path. When the digital control signal to the oscillator 
block reaches zero, the input voltage is considered critically low 
and the zero-compare circuit switches off the load in order to 
allow the input voltage to recover. Because the input voltage is 
so low, the internal control circuitry must be powered from 
the output of the converter. This means that the output capacitor 
must be charged to at least 600 mV before the boost converter 
can operate. If the stored output voltage drops below approxi-

ately 600 mV, the power FETs will fail to turn on sufficiently, 
creating a prohibitively large on-resistance and causing the cir-

cuit to fail.

E. Startup

A significant problem with this type of voltage converter is 
startup. For the conditions described in this paper, a one-time 
precharge of the load capacitor was used to startup the converter.

If an energy storage element such as battery or supercapacitor 
is present in the system, it can store charge while the converter 
is disabled for long periods of time. When the voltage from the 
TEG returns to usable levels, the charge from the storage 
element would revive the converter. If the storage element is 
completely discharged, a low-power switched capacitor circuit 
could be used to generate the 600 mV needed for startup. Since 
a limited amount of energy is required for startup, the switched 
capacitor circuit needs neither high efficiency nor high output 
power.

F. Bias Generator and References

The bias generator distributes the necessary currents for the 
clock circuit. An adjustable current reference (Ref) is used to 
generate the 600 mV needed for startup. This block consumes 

An external voltage reference sets the regulated output voltage. 

A bandgap reference and regulator combination similar to the 
one in [9] can be used to generate on-chip references, which will 

consume approximately 250 nA of additional current, thereby 

reducing the overall efficiency by roughly 2% for a 10 

load.

IV. DESIGN METHODOLOGY

Maximizing conversion efficiency is important when the 
input power comes from an energy harvesting device such as a 
TEG due to the inherent output power limitations of the TEG. 
In order to maximize the efficiency of the converter, one must 
understand the tradeoffs associated with each design choice. 
Design parameters such as the power FET sizes, peak inductor 
current, and inductor choice all need to be optimized to provide 
the best efficiency. However, functionality requirements such 
as limits on maximum output power, voltage ripple, and total 

die/PCB area must also be considered. Our design target was 
on for an input voltage of 50 mV, an output voltage of 1 V, and 
an output power of 10 

A. Efficiency Calculation

A model was built to understand how each design parameter 
affects efficiency. Fig. 8 shows a representation of the boost 
converter including the primary sources of power losses. The 
inductor and power FETs each have parasitic resistances that 
result in conduction losses, and the parasitic capacitance at the 

node along with the power FET gate capacitances cause 
switching losses. If we assume that the input voltage ripple and 
output voltage ripple are small, and the voltage drop from the 
parasitic resistances of the inductor and nFET are much smaller
than the input voltage, a reasonably accurate efficiency model can be derived [10].

The efficiency of the boost converter is

\[
\eta = \frac{E_{\text{load}}}{E_{\text{in}}}
\]

where \(E_{\text{load}}\) is the energy delivered to the load and \(E_{\text{in}}\) is the energy drawn from the source during one switching cycle.

Equation (2) can be expanded to show each source of losses:

\[
\eta = \frac{E_{\text{out}} - E_{N^{\text{drive}}} - E_{P^{\text{drive}}} - E_{D} - E_{\text{ctl}} - E_{\text{sync}}}{E_{\text{out}} + E_{RN} + E_{RP} + E_{RL} + \frac{P_{\text{load}}}{P_{\text{static}} + P_{\text{load}}}}
\]

where \(E_{N^{\text{drive}}}\) and \(E_{P^{\text{drive}}}\) are the energy required to drive the gates of the power nFET and pFET, \(E_{D}\) is the energy lost due to driving the parasitic capacitance on the VD node, and \(E_{\text{ctl}}\) is the energy consumed by the control logic. \(E_{RN}, E_{RP},\) and \(E_{RL}\) are the conduction losses due to the parasitic resistances of the nFET, pFET, and inductor, respectively. The final term takes into account the static power losses due to the voltage supervisor circuit.

\(E_{\text{out}}\), the amount of energy that is converted to the higher voltage \((V_{\text{out}})\) per cycle, is

\[
E_{\text{out}} = \frac{L}{2} \frac{\tilde{I}_{\text{fall}}^2}{V_{\text{in}}} + \frac{C_{D}V_{\text{out}}^2}{2} - \frac{L}{3} (R_p + R_L) T_{\text{fall}}
\]

where the first term is the energy stored in the inductor during \(T_{\text{rise}}\), the second is the energy that enters the converter during \(T_{\text{fall}}\), the third is the energy required to charge the \(C_{D}\) capacitance, and the final term is the energy lost due to the inductor and pFET parasitic resistances.

The rising time and falling time of the inductor current are

\[
T_{\text{rise}} = \frac{L}{V_{\text{in}}} \frac{\tilde{I}}{2 (R_N + R_L)}
\]

and

\[
T_{\text{fall}} = \frac{L}{V_{\text{out}} - V_{\text{in}}} \frac{\tilde{I}}{2 (R_p + R_L)}
\]

\(E_{\text{sync}}\) represents energy losses due to synchronization error of the power FET gate timing. If the pFET is turned off before the current reaches zero, the synchronization losses come from increased voltage drop of the pFET during the overshoot time \((T_{\text{ctl}}, \text{Fig. 3})\):

\[
E_{\text{sync}} \approx \frac{\tilde{V}_{\text{out}}}{2} \frac{T_{\text{error}} (T_{\text{error}} - T_{\text{ctl}})}{T_{\text{fall}}}
\]

where \(T_{\text{fall}}\) in this case is the ideal pFET on-time to achieve exact synchronization. If the pFET is turned off after the current has crossed zero, then the synchronization losses come from the output being discharged during the negative conduction time:

\[
E_{\text{sync}} \approx \frac{\tilde{V}_{\text{out}}^2}{2} \frac{T_{\text{error}}}{T_{\text{fall}}}
\]

It can therefore be determined that overall efficiency is not sensitive to synchronization error, \(T_{\text{error}}\). If the error is 20% of \(T_{\text{fall}}\), then only 4% of the total output energy is lost.

Table I shows a breakdown of the boost converter losses estimated from simulation data for input voltages 25 mV and 200 mV. Losses due to resistance of the nFET and the inductor are more dominant in the 25 mV case because the nFET and inductor are conducting for a longer period of time for each switching cycle \((T_{\text{rise}}\) is greater for \(V_{\text{in}} = 25\) mV) and therefore more energy is consumed per cycle. The pFET is on for the same amount of time for both cases (constant \(T_{\text{fall}}\)) and therefore the energy lost due to the pFET resistance is also constant. The control circuitry consumes significantly less power when the input voltage is 200 mV because \(T_{\text{rise}}\) is shorter and therefore it takes fewer clock cycles for the converter to complete one switching cycle.

### B. Voltage Ripple

Besides efficiency, input and output voltage ripple must also be considered. The input voltage ripple is

\[
\Delta V_{\text{in}} = \frac{E_{\text{in}}}{C_{\text{in}} V_{\text{in}}}
\]

In general, \(C_{\text{in}}\) should be the largest capacitor possible in order to minimize input voltage ripple. A ripple voltage of 5% is considered sufficient for most applications (1 mV of ripple for a 20 mV input). A 2.0 mm \(\times\) 1.2 mm 10 \(\mu\)F input capacitor was used to achieve this requirement.

Likewise, the output voltage ripple is

\[
\Delta V_{\text{out}} = \frac{E_{\text{out}}}{C_{\text{out}} V_{\text{out}}}
\]

The requirements for the output voltage ripple are determined by what the load can tolerate. For our low power wireless sensing applications, 20 mV of ripple is considered sufficiently small, and is achieved with a 1.0 mm \(\times\) 0.5 mm 10 nF output capacitor.

### C. Inductor

The inductor choice is critical for efficient boost converter operation. According to (4), a larger inductor value provides more

---

**TABLE I**

<table>
<thead>
<tr>
<th>Source of Losses</th>
<th>(V_{\text{in}} = 25) mV</th>
<th>(V_{\text{in}} = 200) mV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductor series resistance</td>
<td>14.6%</td>
<td>3.4%</td>
</tr>
<tr>
<td>nFET gate driver</td>
<td>6.6%</td>
<td>12.4%</td>
</tr>
<tr>
<td>nFET channel resistance</td>
<td>29.2%</td>
<td>5.6%</td>
</tr>
<tr>
<td>pFET gate driver</td>
<td>2.8%</td>
<td>5.3%</td>
</tr>
<tr>
<td>pFET channel resistance</td>
<td>7.4%</td>
<td>16.6%</td>
</tr>
<tr>
<td>pFET synchronization error</td>
<td>3.3%</td>
<td>7.4%</td>
</tr>
<tr>
<td>(V_{\text{D}}) node capacitance</td>
<td>6.6%</td>
<td>12.3%</td>
</tr>
<tr>
<td>Static bias current</td>
<td>13.4%</td>
<td>33.1%</td>
</tr>
<tr>
<td>Control Logic</td>
<td>16.2%</td>
<td>3.9%</td>
</tr>
</tbody>
</table>
energy transfer per switching cycle ($E_{\text{out}}$). This improves efficiency because, as seen in (3), the constant gate drive losses become less significant compared to a larger output energy. Doubling the inductance effectively reduces the gate drive power losses by one-half because the converter only needs to switch half as often.

On the other hand, increasing the inductance generally comes at the expense of either physical size or parasitic series resistance. Doubling the inductance will nearly double the parasitic series resistance if the case size is kept constant [11]. The losses due to inductor series resistance are

$$E_{RL} = \frac{\dot{I}^2}{3} R_L(T_{\text{rise}} + T_{\text{fall}}).$$

(11)

We determined that a 4.7$\mu$H inductor with $R_L = 230$ m$\Omega$ and a 2.0 mm $\times$ 2.0 mm footprint provides an appropriate tradeoff between resistive losses, switching losses, ripple, and area.

**D. Power FETs**

The losses of the power nFET and pFET are a tradeoff between conduction losses due to parasitic channel resistance and gate-drive losses due to parasitic gate capacitance. The gate-drive losses are proportional to the effective transistor width, while the channel resistance is inversely proportional to the transistor width. The conduction losses for the pFET and nFET are as follows:

$$E_{RN} = \frac{\dot{I}^2}{3} R_N T_{\text{rise}}$$

(12)

$$E_{RP} = \frac{\dot{I}^2}{3} R_P T_{\text{fall}}.$$  

(13)

Because the gate drivers are powered from the boost converter’s output, the effective losses are amplified by the efficiency of the converter:

$$E_{\text{gate-drive,eff}} = \frac{E_{\text{gate-drive}}}{E_{\text{out}}/E_{\text{in}}},$$

(14)

An optimum efficiency tradeoff is achieved when the widths of the nFET and pFET are such that

$$\frac{d\eta}{dW} = 0$$

(15)

where $W$ is the width of either power FET device. The widths for the nFET and pFET were chosen to be 4.5 mm and 1.5 mm, respectively.

**E. Peak Current Control**

Section II stated that the peak inductor current $\dot{I}$ was chosen to be the adjustable parameter to control $T_{\text{fall}}$ such that it is equal to $T_F$, rather than directly adjusting $T_F$ to match with $T_{\text{fall}}$. According to (6), for $V_{\text{in}} < V_{\text{out}}$, the peak inductor current $\dot{I}$ is directly proportional to $T_{\text{fall}}$:

$$\dot{I} = T_{\text{fall}} \frac{V_{\text{out}} - V_{\text{in}}}{L} \approx T_{\text{fall}} \frac{V_{\text{out}}}{L} \approx T_P \frac{V_{\text{out}}}{L}.$$  

(16)

While $V_{\text{out}}$ and $T_F$ are held constant, $\dot{I}$ also remains relatively constant as long as $V_{\text{in}} \ll V_{\text{out}}$. It can be inferred from the prior efficiency analysis that keeping $\dot{I}$ constant for varying $V_{\text{in}}$ enables higher efficiency for low input voltages and reduces output voltage ripple for higher output voltages [12]. From (4) it is apparent that $E_{\text{out}}$ is very sensitive to $\dot{I}$. If we were to use a control topology that keeps the nFET gate timing ($T_{\text{rise}}$) constant and adjusts the pFET gate timing ($T_F$) to achieve equal $T_{\text{fall}}$ and $T_F$, then $E_{\text{out}}$ would be approximately proportional to the square of the input voltage. The result would be almost zero transferred energy at very low input voltages and excessive output voltage ripple with higher input voltages. The peak current also limits the maximum average input current, which therefore limits the maximum output power:

$$E_{\text{loss,average}} = \eta E_{\text{in,average}} = \frac{\dot{I}^2}{2} V_{\text{in}} D \frac{T_{\text{rise}} + T_{\text{fall}}}{T_{\text{rise}}}.$$  

(17)

where $D$ is the duty cycle of output of the oscillator block.

**V. MEASURED RESULTS**

The circuit was fabricated in a 0.13$\mu$m CMOS process. Fig. 9 shows the die micrograph. The active area is: 35,000 $\mu$m$^2$ for the power FETs and gate drivers, 12,000 $\mu$m$^2$ for the control circuitry, and 70,000 $\mu$m$^2$ for output voltage filter capacitors. Parasitic resistance on the input and ground pins must be minimized. For example, 100 m$\Omega$ added in series with the inductor can degrade efficiency by 3%. To minimize this resistance, we use three pads for ground and two pads for the $V_P$ node. The chip was assembled onto a PCB using chip-on-board wirebonding.

**A. Waveforms**

The output capacitor was initially precharged to 1 V and an input voltage of 50 mV was provided, and the converter was loaded with a 100 k$\Omega$ resistor (10 $\mu$W load). Fig. 10 shows the ripple of the output voltage ($V_{\text{ripple}}$) and the power FET drain voltage ($v_{DF}$). The reference voltage $V_{\text{ref}}$ was adjusted such that the average output voltage was exactly 1 V. The ripple voltage alternates between 10 mV and 15 mV due to the quantization of the frequency control circuit, which is continuously stepping up.
and down to keep $T_{\text{off}}$ on average equal to $T_P$, as illustrated in Figs. 3 and 5.

Fig. 11 shows a close up view of the $v_D$ voltage. The pFET on-time ($T_P$) can be inferred from the waveform to be about 40 ns. Persistence was enabled on the oscilloscope to show that cycles between two discrete values. For one cycle, $v_D$ is high for about 5 ns longer than the other, and it can be seen that the drain voltage increases by about 200 mV toward the end of the conduction time because the current is still flowing after pFET is switched off.

### B. Performance

The efficiency of the converter was measured for a variety of input voltages and loads. The results given in Fig. 12 show that the efficiency is somewhat flat for input voltages above 75 mV. In this range the efficiency is dominated by switching losses, which are mostly independent of input voltage. When the input voltage is below 75 mV, the efficiency becomes dominated by conduction losses, which become more prominent as the input voltage becomes closer to the voltage drops of the parasitic resistances. When the load power approaches the quiescent converter power, (roughly 1 $\mu$W), the efficiency degrades significantly. The lowest input voltage where the boost converter can drive a 1 $\mu$W load is 16 mV, with 13% efficiency. There is a sudden efficiency improvement when the input voltage is 240 mV because at this voltage the counter in the frequency control circuit has saturated high and $T_{\text{off}}$ does not change between cycles.

Fig. 13 shows the efficiency versus the output voltage for a 50 mV input and a 10 $\mu$W load. The converter is most efficient when the output voltage is 0.9 V, while the efficiency quickly degrades as the output voltage drops below 0.7 V. The efficiency reduction at low output voltages is primarily due to the increased switch resistances resulting from less voltage applied to the FET gates, while the efficiency reduction at higher voltages is due to the increase in energy required to drive the FET gates and the control logic.

Table II provides a summary of the boost converter performance. Unloaded, the boost converter can operate in input voltages down to 15 mV before the losses become too great to sustain a voltage at the output. Although the converter will function with input voltages above 250 mV, the frequency control circuit saturates beyond this point and the gate-timing synchronization feedback mechanism ceases to function properly. The converter supports output voltages up to 1.4 V: voltages beyond this exceed the voltage ratings of the transistors. If the output voltage drops below 600 mV, the power FETs can no longer be sufficiently switched on, and the converter will not function.

### C. Comparison With Prior Work

To the best of the authors’ knowledge, this paper reports the highest efficiency 20 mV input boost converter to date. Ref. [13] reports 20 mV to 3.4 V conversion, but an “average” efficiency of 30%. Other low power and low voltage step-up converters

![Fig. 10. Top: Power FET drain voltage ($v_D$). Bottom: Converter output voltage ripple (average voltage is 1 V).](image)

![Fig. 11. Measured drain voltage waveform with persistence enabled. $V_{\text{in}} = 50$ mV, $V_{\text{out}} = 1$ V, $P_{\text{load}} = 10$ $\mu$W.](image)

![Fig. 12. Measured converter efficiency versus input voltage for different loads. $V_{\text{out}} = 1$ V.](image)

![Fig. 13. Measured efficiency versus output voltage for $V_{\text{in}} = 50$ mV, $P_{\text{load}} = 10$ $\mu$W.](image)
boost converter can efficiently generate a 1 V output from input voltages ranging between 20 mV and 250 mV, while consuming less than 2 μW of quiescent power. The control circuit includes a load control feature that disables the load when input voltages become critically low. It was also shown that the conversion efficiency from this work is significantly greater than that found in prior work for high conversion ratio low power boost converters.

**References**


**TABLE II**

<table>
<thead>
<tr>
<th>Source of Losses</th>
<th>V_in = 25 mV</th>
<th>V_in = 200 mV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductor series resistance</td>
<td>14.6%</td>
<td>3.4%</td>
</tr>
<tr>
<td>nFET gate driver</td>
<td>6.6%</td>
<td>12.4%</td>
</tr>
<tr>
<td>nFET channel resistance</td>
<td>29.2%</td>
<td>5.6%</td>
</tr>
<tr>
<td>pFET gate driver</td>
<td>2.8%</td>
<td>5.3%</td>
</tr>
<tr>
<td>pFET channel resistance</td>
<td>7.4%</td>
<td>16.6%</td>
</tr>
<tr>
<td>pFET synchronization error</td>
<td>3.3%</td>
<td>7.4%</td>
</tr>
<tr>
<td>V_D node capacitance</td>
<td>6.6%</td>
<td>12.3%</td>
</tr>
<tr>
<td>Static bias current</td>
<td>13.4%</td>
<td>33.1%</td>
</tr>
<tr>
<td>Control Logic</td>
<td>16.2%</td>
<td>3.9%</td>
</tr>
</tbody>
</table>

**VI. Conclusion**

Many emerging energy-harvesting power sources such as TEGs fail to provide the voltages needed for low power wireless sensors. We have demonstrated that a switched-mode DC-DC boost converter can efficiently generate a 1 V output from input voltages as low as 20 mV. A novel control circuit uses peak current regulation to allow efficient operation for input voltages ranging between 20 mV and 250 mV, while consuming less than 2 μW of quiescent power. The control circuit includes a load control feature that disables the load when input voltages become critically low. It was also shown that the conversion efficiency from this work is significantly greater than that found in prior work for high conversion ratio low power boost converters.

**Fig. 15.** The unloaded (open circuit) voltage generated by the TEG and the maximum power deliverable at 1 V versus the temperature difference of the hot side of the TEG from ambient (ambient temperature is 24°C).

Eric J. Carlson received the B.S. and M.S. degrees from the University of Washington, Seattle, in 2006 and 2008, respectively. He was awarded the Grainger Foundation fellowship in 2006, and the Robert Rushmer fellowship in 2008. He joined National Semiconductor in 2009, where he works in the Mobile Devices Power division. His technical interests include: energy harvesting, DC-DC converters, and power management for low-power wireless circuits.

Kai Strunz received the Dipl.-Ing. degree from the University of Saarland, Saarbrücken, Germany, in 1996, and the Dr.-Ing. degree (summa cum laude) from the same university in 2001. From 1995 to 1997, he pursued research at Brunel University in London. From 1997 to 2002, he worked at the Division Recherche et Développement of Electricité de France (EDF) in the Paris area. From 2002 to 2007, he was Assistant Professor of Electrical Engineering at the University of Washington in Seattle. Since September 2007, he has been Professor for Sustainable Electric Networks and Sources of Energy at Technische Universität Berlin, Germany.

Brian P. Otis (S’96–M’05) received the B.S. degree in electrical engineering from the University of Washington, Seattle, and the M.S. and Ph.D. degrees in electrical engineering from the University of California, Berkeley.

Authorized licensed use limited to: University of Washington Libraries. Downloaded on March 25,2010 at 13:25:46 EDT from IEEE Xplore. Restrictions apply.