Abstract
Research conducted on silicon micro thermoelectric generators (μTEGs) has shown promise for monolithic integration of environmental energy harvesters with power electronics, sensors, and radio transceivers. Unfortunately, the series electrical resistance of silicon microgenerators fabricated to date is too large to drive ultra-low power electronics. We have demonstrated the feasibility of a suspended-membrane silicon μTEG fabricated on a silicon-on-insulator (SOI) substrate in a bulk process. Unlike previous work, our in-plane thermoelements can be lithographically defined. Device simulations predict an output of 11 μW at 400 mV to a matched load, given a 10 K thermal gradient across a 1x1 mm$^2$ device with generator resistance of 15 kΩ. This technique provides the potential for thermoelectric generators that can be monolithically integrated with electronics.

Introduction
Energy harvesting systems with power source, sensors, and communications on a single die will give rise to low-cost, batteryless solutions to a range of current problems in the medical, instrumentation, and commercial industries. Heat is an abundant environmental energy source and is converted to electricity via the Seebeck effect. The Seebeck coefficient of a material is generally measured in μVK$^{-1}$. By connecting a number of thermocouples electrically in series and thermally in parallel, thermoelectric generators can drive electric loads though the energy conversion efficiency is typically low as given by the Carnot efficiency in the equation below,

$$\eta_c = (T_h - T_c) / T_h.$$  \hspace{1cm} (1)

Promising application areas for microscale thermoelectric generators include on-board power sources for underwater, soil, automotive, and biological sensors. Silicon-micromachined generators have been a part of the micro thermoelectric device literature, but compound semiconductor materials (notably Bi$_2$Te$_3$ in room temperature applications) that have been shown to have relatively high conversion efficiencies have seen more development [1-4]. Poly-silicon generators with more than 10$^6$ elements per device have recently been fabricated in an augmented BiCMOS process [5,6]. The relatively large number of thermocouples is necessary to reach voltage sufficient to drive conventional electronics due to the small thermal gradient available to the thermocouples with effective lengths limited by a thin-film oxide layer. The electrical resistance for the generators is on the order of MΩ, almost half of which is due to the metal-semiconductor contact resistance the thermocouples.

Materials Consideration
Generators fabricated with Bi$_2$Te$_3$, and related compound semiconductors have a figure of merit (FOM) more than an order of magnitude greater than silicon. The thermoelectric FOM is defined as

$$Z = \alpha^2 / \lambda \rho \ [K^{-1}].$$  \hspace{1cm} (2)

where $\alpha$ is the material-dependent Seebeck coefficient (μVK$^{-1}$), $\lambda$ is the thermal conductivity (Wm$^{-1}$K$^{-1}$), and $\rho$ is the electrical resistivity (Ω cm). While these more exotic semiconductors generally have much lower thermal conductivities than silicon, they have not to date been integrated with CMOS processes making cofabrication of the generator with circuitry implausible.

Silicon has a large magnitude Seebeck coefficient in the range of 100-1000 μVK$^{-1}$ depending on dopant levels [7,8]. At optimum doping levels (~10$^{19}$cm$^{-3}$) this represents more than double the Seebeck voltage of Bi$_2$Te$_3$, given the same thermal gradient. This property is an important consideration. Despite silicon’s high thermal conductivity which keeps its FOM low, many candidate circuits require only a few hundred mV to operate, making silicon a viable choice as the generator material. Further, the problem of large numbers of thermoelements and associated excessive generator resistance of other silicon generator designs can be alleviated by using lithographically defined, planar thermoelements. The resulting lateral heat flow must be isolated, defining a heat source and sink bridged by the thermoelements, in order to get an appreciable thermal gradient across the generator. Simulations of on-membrane structures have established a theoretical basis for microgenerators of this topology [9].

![Figure 1: SOI-μTEG device conception. Heat flows from suspended membrane through parallel thermoelements to rim, oxide, and substrate.](image)

Device Conception
Our thermoelectric generator is to be fabricated on a standard silicon-on-insulator (SOI) substrate. The parts of the device are the substrate, the oxide, and the active or device layer, from which the device’s rim, thermoelements,
and suspended membrane are fabricated (Fig. 1). The membrane acts as the heat source and the substrate as the heat sink with heat flow through the thermoelements, the rim, and the oxide layer. While the oxide acts to decrease the thermal gradient available across the thermoelements, its thermal resistance is small due to its large cross-sectional area. Once etched away it provides thermal isolation between the membrane and the substrate.

**Simulations**

We have simulated the thermal and electrical performance of a range of SOI-µTEG devices. We used Comsol Multiphysics and Matlab for the simulations and have varied several parameters: overall module length, membrane width – which determines the resulting thermoelement length, and thermoelement width. The module lengths for the simulation are 500 µm, 1 mm, and 2 mm. The width of the rim is set as one twentieth of the overall module width. The membrane area is toggled between 60% the width of the module and 80% the width of the module. While increasing the area of the membrane decreases the length of the thermoelements, it increases the number of thermocouples that can bridge the rim to the membrane. The leg widths in the simulation are varied from 200 µm to 5 µm with a minimum interleg spacing of 5 µm. The number of thermocouples for each device is

\[
n = 4 \text{ floor}\left(\frac{L_{\text{mem}}}{2(W_{\text{leg}} + W_{\text{il}})}\right)
\]

where \(L_{\text{mem}}\) is the length of the membrane, \(W_{\text{leg}}\) is the width of the thermoelectric legs, and \(W_{\text{il}}\) is the interleg width between thermoelements.

The thicknesses of the substrate, oxide and device layers are considered fixed for this work at 500 µm, 1 µm, 5 µm, respectively. Material properties for these layers were chosen from commercially available wafers, with special consideration given to a high resistivity device layer of 4 kΩ cm to avoid parasitic resistive coupling between adjacent thermocouples. Electrical resistivity, thermal conductivity, and Seebeck coefficient values for the thermoelements were taken from the literature to correspond to a doping level of 5x10^19 cm^(-3) [8, 10]. The values used for simulation are 2 mΩ cm, 122 Wm^(-1)K^(-1), and -400 µVK^(-1) respectively for the n-type thermoelements and 5 mΩ cm, 125 Wm^(-1)K^(-1), and 375 µVK^(-1) respectively for the p-type thermoelements. These values assume uniform doping of the thermoelements. Due to the small number of long thermoelements, any metal-semiconductor contact resistances is negligible.

As the membrane size increases from a minimum size to support only one thermocouple per quadrant of the device, the number of thermocouples increases and the length of the thermoelements decrease. Accordingly, the voltage increases, the electrical and thermal resistances decrease, and the power delivered to a matched load increases by the relation

\[
P_{\text{out}} = \left(\frac{4\alpha T}{\rho}t_{\text{dev}}\right)\left(\frac{W_{\text{leg}}}{W_{\text{leg}} + W_{\text{il}}}\right)\left(\frac{1}{m_{\text{rat}} - 1}\right)\Delta T^2
\]

where \(t_{\text{dev}}\) is the thickness of the device layer, \(m_{\text{rat}} = L_{\text{mod}} / L_{\text{mem}}\) is the constant describing the module \((L_{\text{mod}})\) to membrane length ratio, and \(\Delta T\) is the thermal gradient across the thermoelements. This expression assumes a module to rim \((L_{\text{rim}})\) length ratio of \(L_{\text{mod}} / L_{\text{rim}} = 20\).

![Figure 2: Plot of thermal performance of 24 thermocouple, 1x1mm² SOI-µTEG with the membrane temperature fixed to 300 K and the substrate temperature fixed to 290 K. Each thermoelement is 15 µm wide.](image)

![Figure 3: Open circuit voltage and output power to a matched load shown for several leg widths of the 1x1mm² device. Legend for leg widths: black (+), 80 µm; blue (+), 40 µm; green (.), 20 µm; red (x), 7 µm.](image)

We first simulated the devices with an enforced 10 K gradient from 300 K at the membrane surface to 290 K at the substrate surface. Figures 2 and 3 show the thermal and electrical characteristics for a device with the module length of 1 mm, membrane length of 600 µm, and thermoelements of length 150 µm a range of widths.

To determine the device performance under more practical conditions for energy harvesting, we also simulated the temperature gradient that results from convective airflow across the substrate. In this case while the membrane temperature is kept constant at 300 K, a rough convective heat transfer coefficient was found from [11] and used to model a convective air flow of 2 ms^(-1) laterally across the substrate. Table 1 shows performance parameters of the spectrum of devices simulated.
on a die may be connected in series to boost the voltage
isolation of substrate to membrane must be balanced through
oxide pillars on the membrane structure to avoid stiction.
We are also considering keeping a small number of residual
wafer handle may be etched to maximize its surface area.

Conclusions

The thermoelements are thin enough to be fully un-
to allow the isotropic etchant to fully release the membrane.
through an RIE etch. The membrane must be perforated to
remove the undoped silicon from the rim to the membrane
aluminum for this device as aluminum has been shown to
metallization. Chromium interconnect is preferred to
thermoelement contacts must be established through
Following the diffusion doping, the intra-
Diffusion is preferred to ion implantation due to its deeper
alternately dope the n-
(ROE), and an oxide etch. The first step of the process is to
protopting. The order of the process fl-
Table 1: Values for structural, electrical, and thermal properties of SOI-
μTEG. Length is module length, width is thermoelement width, mem is
membrane length, voltage is open circuit voltage with a 10 K gradient
across the thermoelements, power is for load matched to generator
resistance with a 10 K gradient across the thermoelements, ΔT_{10K} is the
thermal gradient across the thermoelements with a 10K gradient across
the device, and ΔT_{conv} is the thermal gradient across the thermoelements for
the previously described convective situation.

<table>
<thead>
<tr>
<th>Length [mm]</th>
<th>Width [μm]</th>
<th>Mem [mm]</th>
<th>Voltage @10K [mV]</th>
<th>Power @10K [μW]</th>
<th>ΔT_{10K}</th>
<th>ΔT_{conv}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>20</td>
<td>0.4</td>
<td>250</td>
<td>26</td>
<td>5.0</td>
<td>0.20</td>
</tr>
<tr>
<td>0.5</td>
<td>20</td>
<td>0.3</td>
<td>190</td>
<td>6.7</td>
<td>7.5</td>
<td>0.67</td>
</tr>
<tr>
<td>0.5</td>
<td>5</td>
<td>0.4</td>
<td>620</td>
<td>17</td>
<td>6.5</td>
<td>0.35</td>
</tr>
<tr>
<td>1.0</td>
<td>40</td>
<td>0.8</td>
<td>250</td>
<td>26</td>
<td>6.5</td>
<td>0.26</td>
</tr>
<tr>
<td>1.0</td>
<td>7</td>
<td>0.6</td>
<td>530</td>
<td>3.4</td>
<td>9.4</td>
<td>2.0</td>
</tr>
<tr>
<td>1.0</td>
<td>5</td>
<td>0.8</td>
<td>810</td>
<td>11</td>
<td>8.3</td>
<td>0.66</td>
</tr>
<tr>
<td>2.0</td>
<td>80</td>
<td>1.6</td>
<td>250</td>
<td>26</td>
<td>8.7</td>
<td>0.56</td>
</tr>
<tr>
<td>2.0</td>
<td>15</td>
<td>1.2</td>
<td>530</td>
<td>3.6</td>
<td>9.6</td>
<td>2.7</td>
</tr>
<tr>
<td>2.0</td>
<td>14</td>
<td>1.6</td>
<td>710</td>
<td>14</td>
<td>8.7</td>
<td>0.77</td>
</tr>
</tbody>
</table>

Device Fabrication

We have tailored the design of the generator to bulk semiconductor processes that are available to our group for prototyping. The order of the process flow for fabricating the SOI-μTEG is doping, metallization, reactive ion etching (RIE), and an oxide etch. The first step of the process is to alternately dope the n-type and p-type thermoelements. Diffusion is preferred to ion implantation due to its deeper depth profiles, despite its nonuniform doping concentration. Following the diffusion doping, the intra- and inter-
thermoelement contacts must be established through metatilization. Chromium interconnect is preferred to aluminum for this device as aluminum has been shown to have similar etch rates to SiO2 when exposed to oxide etchants[12]. The next step is to perforate the membrane and remove the undoped silicon from the rim to the membrane through an RIE etch. The membrane must be perforated to allow the final step, an oxide etch with buffered hydrofluoric acid, to fully release it from the oxide. The distance between adjacent membrane perforation holes must be small enough to allow the isotropic etchant to fully release the membrane. The thermoelements are thin enough to be fully undercut by the isotropic etch.

Conclusions

To increase the thermal resistance of the heat sink, the wafer handle may be etched to maximize its surface area. We are also considering keeping a small number of residual oxide pillars on the membrane structure to avoid stiction. The parasitic heat flow and post-processing structural isolation of substrate to membrane must be balanced through experimentation. Multiple optimized generators cofabricated on a die may be connected in series to boost the voltage performance. Thermal coupling of the membrane to a heat source is another important consideration in practical applications. Mounting the device on an insulating PCB and mating the membrane with conducting vias that terminate at a large metal plate would provide optimal heat flow from the source.

References